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Abstract—High-performance p-channel transistors are cru-
cial to implementing efficient complementary circuits in wide-
bandgap electronics, but progress on such devices has lagged
far behind their powerful electron-based counterparts due to the
inherent challenges of manipulating holes in wide-gap semicon-
ductors. Building on recent advances in materials growth, this
work sets simultaneous records in both on-current (10 mA/mm)
and on-off modulation (four orders) for the GaN/AlN wide-
bandgap p-FET structure. A compact analytical pFET model
is derived, and the results are benchmarked against the vari-
ous alternatives in the literature, clarifying the heterostructure
trade-offs to enable integrated wide-bandgap CMOS for next-
generation compact high-power devices.
Index Terms—Wide-bandgap, p-channel, GaN, power
I. INTRODUCTION
FROM controlling eco-friendly automotive systems [1],[2], [3], to enabling next-generation communications [4],
to powering more compact and affordable consumer products
[5], major technological shifts place increasingly stringent
demands on power and RF electronics. Gallium Nitride (GaN)
is on the forefront of realizing these new applications, given
that its large bandgap enables high-power operation, and its
built-in polarization can induce dense, undoped, high-mobility
electron sheets to provide low on-resistance. Nonetheless,
these advantages have not yet translated to hole-based devices
in GaN, a deficiency which has severely limited the advance
of the technology. Since standard techniques based on com-
plementary p- and n- transistors cannot be straightforwardly
integrated in GaN, systems designers must often grit their teeth
and slow down their workhorse n-type transistors to interact
safely with external driving circuitry [6].
This engineering limitation is rooted in the physics of
the platform: wide-bandgaps generally lead to heavy valence
bands (resulting in lower mobility holes) and deep valence
bands, which are difficult to dope and difficult to contact with
typical metal workfunctions [7]. For GaN, the only successful
chemical dopant is Mg, which has a large activation energy
(.1 − .2 eV  kT ) [8], so a high dopant density dominates
the electrostatics of a device but provides few free carriers
[9]. The physics of navigating these challenges coincides with
massive industrial interest [2] in advancing power electronics.
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The p-doping problem can be addressed as in undoped
n-channel devices, by heterostructure design which employs
built-in polarization. High “polarization-induced doping” also
aids in making contacts [7], and clever alloy/strain-engineering
could mitigate the mobility limitation. Various authors have
produced prototypes based on hole-inducing polar heterostruc-
tures (such as GaN/AlN [10], GaN/AlGaN [11], [12], [6], [13],
InGaN/GaN [14], [15], or GaN/AlInGaN [16], [17], [18]). Few
of these devices ([6], [16], [17], [18], [12]) have satisfied the
circuit designers desire for normally-off (“E-mode”) operation,
wherein the device does not conduct without applied gate bias.
Among these, the on-currents (<10 mA/mm) are generally two
orders smaller than in similarly sized n-channel devices.
The highest on-currents acheived to date are “normally-
on” devices by the GaN/AlN approach, which maximizes the
polarization difference. However, the only reported GaN/AlN
E-mode device [10] was produced without gate-specific recess.
Consequently, the entire device, not only the gated region, was
depleted, such that space-charge-limited transport clipped the
device performance. This work demonstrates the effectiveness
of a gate-recess in specifically depleting the GaN/AlN channel
to acheive the best performance to-date on this platform.
II. EXPERIMENTAL RESULTS AND MODELLING
We recently reported [19], [20] the realization of high qual-
ity GaN/AlN heterostructures with p-type sheet resistances as
low as 7 kΩ/sq, enabled by (1) the enormous hole charge at the
binary polarization discontinuity, and (2) the precise interface
obtained with Molecular Beam Epitaxy. The heterostructure
of Fig. 1 [21] was grown on an AlN-on-Sapphire template,
including a 5 nm nominally undoped GaN channel to prevent
impurity scattering, followed by a 10 nm heavily Mg-doped
p-cap (NA ≈ 4 × 1019/cm3) to lower contact resistivity. A
Van der Pauw Hall measurement (by corner In dots) extracted
a charge density σ ≈ 5.8 · 1013/cm2 and mobility µ ≈ 7.1
cm2/Vs, for a sheet resistance of Rsh = 15 kΩ/sq. The
simulation in Fig 1(a), a Poisson/multiband-k ·p solution from
nextnano [22], predicts a hole density of ≈ 5.3 · 1013/cm2.
Further, we note from simulation that nearly all the holes are
confined to the first couple nanometers of the channel at the
GaN/AlN interface, so the conduction can be described by
a two-dimensional hole gas (2DHG) rather than a volume
density. (Given the deep nature of the Mg acceptor and
significant extent of the surface depletion, it is reasonable
to expect–for this and similar structures–that integrated hole
densities remain below 1011 holes/cm2 in the p-GaN, more
than two orders smaller than the 2DHG density.)
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Fig. 1. (a) Energy-band diagram and (b) layer structure of the grown
heterostructure. Holes (purple shade) are tightly confined to the GaN/AlN
interface, forming a 2D carrier gas. (c) AFM scan, showing a relatively rough
(RMS 1.66 nm) epi-surface due to the high (for MBE) doping levels, (d)
cross-sectional TEM showing an atomically abrupt GaN/AlN interface.
Fig. 2. Test structures: (a) TLM analysis of Ni/Au ohmic contacts. (b) C-V
analysis of a large-area MISCAP. The capacitance curve (blue) shows classic
normally-off p-type 2D behavior, and is integrated to form a charge curve
(dashed red), which is described by a linear fit (thin black) beyond threshold.
Mesa isolation was performed by a BCl3/Cl2/Ar plasma etch
deep into the AlN. Following hydrochloric and hydroflouric
acid cleans, Ni/Au (15/20 nm) contacts were e-beam evapo-
rated and annealed at 450◦C in O2. Transfer-length method
(TLM) patterns were measured on all dies, demonstrating
excellent ohmic contacts to the 2DHG, as analyzed in Fig.
2(a) for a typical contact resistance, Rc, of 15 Ωmm (ρc
∼ 10−4 Ωcm2). Gate recesses 10 nm deep were achieved by a
timed, calibrated BCl3 plasma etch and confirmed with AFM.
ALD SiO2 dielectric (target 7 nm) and a Ti/Au gate were
deposited. (As the etch recipe has previously been observed
to produce ∼45◦ sidewalls and ALD is highly conformal, step
coverage of the dielectric at the recess edge is not a major
concern.) At this point, C-V structures, in Fig 2(b), showed
the signature of a 2D hole gas with a negative threshold and
on-state capacitance C = 4.5 fF/µm2.
Transistor I-V characteristics, plotted in Fig 3, are some of
the best reported for wide-gap pFETs. Clear current saturation
and gate control of the wide-bandgap pFET are observed.
Among E-mode GaN/AlN pFETs specifically, the previous
record on-current was 4 mA/mm (Lg = 2 µm) but required
a drain voltage of −40V [10] to be realized. Due to space-
charge-limited transport, that unrecessed device showed less
than .04 mA/mm at VD = −10 V. The 10 mA/mm shown here
(for Lg = 7 µm) at −10V is not only more than double the
previous record for the platform [10], but qualitatively different
in that the undepleted access regions pass high currents
without demanding enormous drain voltages. Simultaneously,
the Ion/Ioff ∼ 104 modulation is one order of magnitude
larger than that previous flagship device [10]. Comparing more
broadly to the entire selection of E-mode III-Nitride pFETs,
it is readily seen that this 10 mA/mm is already on par with
the more-studied, more-scaled E-mode GaN/AlInGaN p-FETs
(∼10 mA/mm at Lg = 1 µm [16]). Since the high-quality
contacts in this work are not limiting device performance, it
is natural that with easily-achievable scaling, these on-currents
should show tremendous improvement.
The experimental data is modelled as a gradual-channel
drift-diffusion FET from a semi-empirical charge-control
equation, [23] Q = nCVth ln
[
1 + eη(x)
]
with η(x) =
V (x)−VGi+VT
nVth
, where C is the gate-channel capacitance, VGi
the intrinsic gate-source voltage, VT the threshold, Vth the
thermal voltage, V (x) a local potential, and n the ideality
factor. The channel-integrated current is
− ID = W
Lg
µC(nVth)
2 (Li2(−eηD )− Li2(−eηS ))
where ηs =
−VGi + VT
nVth
ηd =
VDi − VGi + VT
nVth
(1)
with Li2(z) the dilogarithm function [24] and VDi the intrinsic
drain-source voltage. Access/contact resistances are added to
the source and drain as Rext = Rc + (Lsd − Lg)Rsh/2.
Any further drain-induced threshold shift is accounted for by
shifting VT = VT0 − δVDi from its low-bias value VT0.
The solid fit of this model to the measurement in Fig
4(a) points out some interesting details of the device perfor-
mance. First, the mobility required to satisfy the model (4.3
cm2/Vs) is lower than that measured by Hall before processing
(7.1 cm2/Vs). There are multiple possible explanations at
this point, including plasma damage from the recess etch,
increase of the vertical electric field in the gated region, and
the difference between Hall-effect and field-effect mobilities.
Further study, such as with gentler digital etching, will be
necessary to break apart these effects. Secondly, the ideality
factor is quite large (20), indicating that some mechanism
is reducing the efficiency of the depletion. Body capacitance
should be negligible since the underlying material is ultra-
widegap aluminum nitride, but the unoptimized dielectric/GaN
interface (or perhaps even the GaN/AlN interface) could be
contributing traps which reduce the gate efficiency. Further
valence-band-focused dielectric and interface characterization
will be vital to maturing this promising pFET platform.
III. CONCLUSIONS AND BENCHMARKING
Figure 4 (b, c) benchmarks the results against the litera-
ture, illuminating several points. First, among all III-Nitride
structures compared in 4(b), the GaN/AlN approach, powered
by the massive binary polarization difference, incorporates the
highest hole density, which drastically lowers sheet resistance
to the 10 kΩ/sq range to reduce access and contact parasitics.
Consequently, see 4(c), GaN/AlN enables the highest length-
normalized on-currents among III-Nitride pFETs. Addition-
ally, the large bandgaps and band offset enable a thorough
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Fig. 3. Transistor characteristics of a the Lg =7 µm pFET. (a) Output curves show current saturation and an on-resistance of 640 Ωmm at VG = −9 V.
(b) Log-scale transfer curves show four orders of on-off modulation, limited by gate leakage. Linear-scale transfer curves show normally-off operation and
a peak gm of 1.5 mS/mm. (d) Cross-sectional schematic of the device structure, indicating the 7um gate length defined by recess through the entire p-GaN
layer. The purple dashed line marks the location of the 2D hole gas. (e) Top-view SEM image of the fabricated pFETs.
Fig. 4. (a) Compact model (thin red) fitted to measured data (blue circles). (b) Sheet charge versus mobility for various reported III-Nitride 2D Hole Gases
(see also comparison to other platforms [19]). The GaN/AlN approach has, by a significant margin, the highest sheet charge, due to the extreme polarization
discontinuity and its mobility is on par with most other approaches. (c) Benchmark of III-Nitride pFET performance. The on-current at VDS = −5V is
normalized by Lg to ignore differences in device scale, since most reports are safely in a long-channel regime. Among all E-mode devices (filled shapes),
this work reports the largest length-normalized on-current thus far, and among all GaN/AlN devices, this work represents the highest modulation.
pinch-off, with the insulating AlN buffer preventing parasitic
n- or p- leakage.
Other authors have demonstrated basic CMOS inverter
operation to varying degrees of success by combining ex-
tremely wide p-channel devices with narrow (and relatively
low-current) n-channel devices [6], [12], [18]. Nevertheless,
since the best of the p-channel devices is about two orders of
magnitude more resistive than the high-performance n-channel
devices to which they may be coupled [25], further improve-
ment is essential to making CMOS a serious possibility from a
designer perspective. Toward that end, the device reported here
offers obvious avenues for improvement, from basic scaling to
gentler digital recess techniques.
In summary, this work has employed gate recess techniques
to advance the state-of-art for GaN/AlN wide-gap p-channel
devices in both current level and gate control. A suitable
compact model was derived, and the device results were
benchmarked against the broader III-Nitride pFET literature.
Due to the high sheet conductance and wide bandgaps of the
GaN/AlN structure, as well as the opportunity for monolithic
integration with powerful AlN/GaN/AlN n-channel devices
[25], this structure stands out among all competitors as the
most promising candidate for inclusion in high-power plat-
forms.
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